




## INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

<b>(51) International Patent Classification 7 :</b> <b>H03F 1/32</b>	<b>A1</b>	<b>(11) International Publication Number:</b> <b>WO 00/30250</b> <b>(43) International Publication Date:</b> 25 May 2000 (25.05.00)
<b>(21) International Application Number:</b> PCT/US99/26109 <b>(22) International Filing Date:</b> 4 November 1999 (04.11.99) <b>(30) Priority Data:</b> 09/195,384 18 November 1998 (18.11.98) US <b>(71) Applicant:</b> ERICSSON INC. [US/US]; 7001 Development Drive, Research Triangle Park, NC 27709 (US). <b>(72) Inventors:</b> CAMP, William, O., Jr.; 400 N. Boundary Street, Chapel Hill, NC 27514 (US). SCHLANG, Jeffrey; 8301 Old Well Lane, Raleigh, NC 27615 (US). GORE, Charles; 5202 Brookstone Drive, Durham, NC 27713 (US). BOESCH, Ronald, D.; 106 Fentress Court, Morrisville, NC 27560 (US). ARPAIA, Domenico; 2500 Grove Club Lane, 1231, Cary, NC 27513 (US). <b>(74) Agent:</b> MONCO, Dean, A.; Wood, Phillips, VanSanten, Clark & Mortimer, Suite 3800, 500 West Madison Street, Chicago, IL 60661-2511 (US).		<b>(81) Designated States:</b> AE, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CR, CU, CZ, DE, DK, DM, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).  <b>Published</b> <i>With international search report.</i> <i>Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.</i>

**(54) Title:** CIRCUIT AND METHOD FOR LINEARIZING AMPLITUDE MODULATION IN A POWER AMPLIFIER

**(57) Abstract**

An RF amplifier includes an oscillator developing an RF input signal to be transmitted. A power amplifier receives the RF input signal and amplifies the RF input signal to develop an RF output signal. An amplifier control is operatively associated with the oscillator and the power amplifier. The amplifier control includes means for developing a control signal representing a desired amplitude of the RF output signal. A memory stores correction information correlating actual amplitude of the RF output signal relative to the control signal, and a control varies the power amplifier circuit supply voltage using the control signal modified responsive to the correction information for the desired amplitude.

**FOR THE PURPOSES OF INFORMATION ONLY**

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece			TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	NZ	New Zealand		
CM	Cameroon			PL	Poland		
CN	China	KR	Republic of Korea	PT	Portugal		
CU	Cuba	KZ	Kazakstan	RO	Romania		
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	LI	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore		

## **CIRCUIT AND METHOD FOR LINEARIZING AMPLITUDE MODULATION IN A POWER AMPLIFIER**

### **FIELD OF THE INVENTION**

This invention relates to RF amplifiers and, more particularly, to a circuit  
5 and method for linearizing amplitude modulation in a power amplifier.

### **BACKGROUND OF THE INVENTION**

Radio frequency (RF) transmitters, such as used in cellular telephones,  
develop an RF signal to be transmitted through the air. Information is carried on the signal  
via some form of modulation such as frequency modulation, phase modulation, amplitude  
10 modulation, or a combination of these.

It may be desirable to create a modulated signal with both amplitude and  
phase modulation. With the necessity of developing small and lightweight devices,  
particularly cellular telephones, it is important that such amplifier circuits use a minimum  
of components. One way to satisfy this desire is to directly modulate an oscillator phase  
15 lock loop (PLL) to impart the phase modulation component directly on the signal and then  
to amplitude modulate the power amplifier stage connected to a voltage controlled  
oscillator/phase lock loop (VCO/PLL) combination with the amplitude component.  
VCO/PLL circuits exist that have sufficient bandwidth relative to the information bandwidth  
of the signal to cause the phase modulation to occur directly on the output signal without  
20 any up-conversion. It remains, however, to put an amplitude signal onto this phase  
modulated signal. This is preferably done in the power amplifier stage, as it will permit  
this stage to run at high efficiency in a non-linear mode. The amplitude information could  
be imparted via modulating the power amplifier supply voltage, much as was done with  
amplitude modulated transmitters previously. However, a difficulty arises in that the  
25 transfer function between power amplifier supply voltage and signal amplitude output may  
not be linear.

Previously, the above problems have been solved by various alternative  
modulation methods. One is the use of quadrature or I/Q modulation of the RF signal  
directly. This requires a linear power amplifier. Also, a linear RF power amplifier has  
30 used an amplitude feedback loop to make the RF output track the amplitude of the RF input

signal. However, a linear power amplifier is not as efficient as a non-linear power amplifier. Also, either a linear or a non-linear power amplifier with an amplitude feedback loop has an inherent limit on the loop filtering that may restrict the amount of noise that can be suppressed from the varying voltage supply.

5           The present invention is directed to overcoming one or more of the problems discussed above in a novel and simple manner.

### SUMMARY OF THE INVENTION

In accordance with the invention there is provided a circuit and method for linearizing the output of an amplitude modulated RF amplifier.

10           Broadly, there is disclosed herein an RF amplifier including an oscillator developing an RF input signal to be transmitted. A power amplifier circuit receives the RF input signal and amplifies the RF input signal to develop an RF output signal. An amplifier control circuit is operatively associated with the oscillator and the power amplifier circuit. The amplifier control includes means for developing a control signal representing a desired  
15           amplitude of the RF output signal. Memory means store correction information correlating actual amplitude of the RF output signal relative to the control signal. Control means vary the power amplifier circuit supply voltage using the control signal modified responsive to the correction information for the desired amplitude.

          It is a feature of the invention that the oscillator develops a phase modulated  
20           RF input signal.

          It is another feature of the invention that the amplifier control circuit comprises a processor circuit.

          It is still another feature of the invention that the memory means stores a transfer curve of the power amplifier circuit RF output signal relative to the control signal.

25           It is still another feature of the invention to provide means coupled to the amplifier control circuit for monitoring the amplitude of RF output signal. The amplifier control circuit periodically updates the correction information using the monitored RF output signal amplitude and the desired amplitude.

          It is still another feature of the invention that the control means comprises  
30           a switching regulator developing the power amplifier circuit supply voltage. Alternatively,

the control means comprises a pulse density generator function such as a delta-sigma modulator and a Class D amplifier stage and a low pass filter developing the power amplifier circuit supply voltage.

It is still a further feature of the invention that the control means comprises a programmed processor controlling the oscillator. The oscillator comprises a high speed phase lock loop (PLL). The PLL includes a voltage-controlled oscillator (VCO) and a divider and a controller for the VCO controls the divider integer. In accordance with another aspect of the invention, another memory means stores a correction table correlating AM to PM conversion to the control signal and the processor sends a pre-distorted phase control signal to the PLL.

In accordance with a further aspect of the invention, the processor controls the VCO.

In accordance with still another aspect of the invention, the oscillator comprises a phase modulated voltage-controlled oscillator.

In accordance with a further aspect of the invention there is disclosed the method of linearizing amplitude modulation in a power amplifier of an amplifier circuit comprising the steps of developing an RF input signal to be transmitted, a power amplifier receiving the RF input signal and amplifying the RF input signal to develop an RF output signal, storing correction information correlating desired amplitude of the RF output signal relative to the power amplifier supply voltage, and varying the power amplifier supply voltage based on variation of the RF input signal to linearize amplitude modulation in the power amplifier.

Further features and advantages of the invention will be readily apparent from the specification and from the drawing.

#### BRIEF DESCRIPTION OF THE DRAWING

Fig. 1 is a block diagram illustrating an amplifier circuit according to a first embodiment of the invention;

Fig. 2 is a block diagram illustrating an amplifier circuit according to a second embodiment of the invention;

Fig. 3 is a block diagram illustrating an amplifier circuit according to a third

embodiment of the invention;

Fig. 4 is a block diagram illustrating an amplifier circuit according to a fourth embodiment of the invention; and

Fig. 5 is a block diagram illustrating an amplifier circuit according to a fifth embodiment of the invention.

#### DETAILED DESCRIPTION OF THE INVENTION

Referring initially to Fig. 1, a transmitter 10 which uses an RF amplifier circuit 12 according to the invention is illustrated. The transmitter 10 may be a device that transmits an RF signal through the air such as in a mobile cellular telephone or the like.

More generally, the transmitter 10 may be utilized in any device which creates a modulated signal with both amplitude and phase modulation. The invention is particularly directed to a circuit and method to learn a transfer curve of a power amplifier RF signal amplitude output versus supply voltage to linearize amplitude modulation, as described more particularly below.

In the illustrated embodiment of the invention, the transmitter 10 utilizes a digital signal processor (DSP) and related circuitry for developing the output signal to be transmitted. As will be apparent, the circuit functions could be implemented in an ASIC, a programmed DSP, or a programmed microprocessor, or other similar type device.

The transmitter 10 includes a waveform generator 14. The waveform generator 14 creates the total modulation, including amplitude and phase, appropriate to the digital data being transmitted and the modulation characteristics. The RF amplifier circuit 12 receives the waveform and delivers it to a phase modulation path 16 and an amplitude modulation path 18. The phase modulation path 16 includes an argument function 20 to create a phase modulation signal  $\phi(t)$ . The amplitude modulation path 18 includes a magnitude function 22 to create an amplitude modulation control signal  $A(t)$  representing a desired amplitude of the RF output signal. Various implementations and methods could be used to create these signals. Both signals must be time synchronized such that the net effect through the amplifier circuit 12 is to create the desired composite signal at the output of the power amplifier represented at a block 24.

In the phase modulation path 16, the phase modulation signal is applied to

a conversion block 26. The conversion block 26 converts the phase modulation signal to an appropriate format and level necessary for a phase modulated oscillator 28. The oscillator 28 can be any form of phase modulated source. One example is a voltage controlled oscillator (VCO) in a phase-locked loop (PLL), whereby either the reference  
5 signal is phase modulated with a complex vector (I/Q) modulator or the phase modulation is impressed within the loop, as discussed below. The phase modulation is now part of an RF signal at frequency  $f_0$  and is amplified by an RF driver stage 30. The RF driver stage 30 supplies sufficient signal level to a power amplifier 32 so that it is overdriven and the output of the power amplifier 32, representing the output 24, only responds to the level of  
10 its supply voltage.

In the amplitude modulation path 22, the control signal from the magnitude function 26 is applied to a correction table 34. The correction table 34 is stored in a suitable memory of the amplifier circuit associated with the DSP. The memory stores an inverse of the transfer curve of the power amplifier RF signal amplitude output versus the  
15 control signal. Particularly, the correction table 34 modifies the value of the desired amplitude to an amplitude that, when applied to the system, results in the correct amplitude of the RF signal out. The modified control signal is applied to a modulator 36 that creates a sequence of one bit digital signals whose average mimics the input waveform. Any pulse density modulator could be used. However, a delta-sigma modulator has the advantage that  
20 its noise versus frequency is low at low frequencies and high at high frequencies. A Class D amplifier stage 38 boosts the current capacity of the modulated signal as its output is either the full battery voltage or zero, depending on the binary state of the signal input to the modulator 36. The amplified signal is applied through a low pass filter 40 with the smooth voltage being connected to the drain or collector of the power amplifier 32. Thus,  
25 when empowered by the power amplifier 32 on the RF signal from the phase-modulated source, the final output signal is the original waveform created by the waveform generator 14 but now on an RF carrier signal at frequency  $f_0$ .

To maintain a faithful reproduction of the signal from the waveform generator 14 to the output 24, it is necessary to continually correct for non-linearities in the  
30 amplitude modulation process. The power level at the output of the power amplifier 32 is measured with a power detector circuit 42. The power signal is sampled at an analog-to-

digital converter 44. A conversion block 46 converts the power level to amplitude by taking the square root and scaling it to the appropriate level with a constant so that it can be compared with the desired amplitude at a block 48. Particularly, the block 48 compares the desired amplitude from the block 22 and the measured amplitude from the block 46 and a new correction value is calculated for the particular level of the desired amplitude. The new value is inserted in the correction table at the block 34 if it is sufficiently different from the prior stored value for that specific value of the control signal A(t).

The correction table at the block 34 is maintained over varying conditions of temperature, power amplifier loading, battery voltage, etc. The maintenance of the correction table in the block 34 is easily done at a very low sampling rate.

Optionally, the hardware sampling process can be run at a sufficiently high rate that a real-time digital feedback loop is incorporated using the same hardware and slightly different digital processing. Referring to Fig. 2, a transmitter 110 according to a second embodiment of the invention is illustrated. The transmitter 110 includes an amplifier circuit 112. Many of the elements of the transmitter 110 correspond directly to related elements in the transmitter 10 of Fig. 1. For simplicity, these elements utilize like reference numerals. Where the elements are generally similar, they are referenced with reference numerals one hundred higher.

In the second embodiment the amplitude modulation path 118 differs in that the comparison block 48 is replaced with a digital comparator 148 and the correction table 34 with a digital feedback filter 134. The desired amplitude signal of the magnitude function 22 and the measured amplitude signal from the conversion block 46 are input to the digital comparator 148 appropriate to a digital feedback loop. The output of the digital comparator 148 goes to the digital feedback filter 138. The digital feedback filter 134 has a cutoff frequency sufficiently large to pass the frequency components of the desired amplitude modulation signal. Since the low pass filter 40 will want the lowest possible cutoff frequency to remove noise from the modulator 36, the digital feedback filter 134 will have a cutoff frequency higher than that of the low pass filter 40.

Referring to Fig. 3, a transmitter 210 according to a third embodiment of the invention is illustrated. The transmitter 210 includes an amplifier circuit 212. Many of the elements of the transmitter 210 correspond directly to related elements in the transmitter 10



of Fig. 1. For simplicity, these elements utilize like reference numerals. Where the elements are generally similar, they are referenced with reference numerals two hundred higher.

The amplifier circuit 212 differs from the amplifier circuit 12 by utilizing a different phase modulation path 216. The desired phase modulation signal from the argument function block 20 is input to a conversion block 226 which converts the phase modulation signal into a set of binary control signals  $Z_{i(t)}$  to control the divisor number of a frequency divider 250. As a result, the divisor number of the divider 250 is changing at a rate equal to the system clock and creates an averaged divisor ratio that sets the character frequency of a VCO 252 and forces it to track the desired phase modulation signal. A system reference oscillator 254, phase detector 256, and PLL filter 258, along with the oscillator 252 and divider 250, make up a phase lock loop source 228 that is now being phase modulated. The output of the VCO 252 is applied to the RF driver stage 30.

The advantage of using the PLL configuration of Fig. 3 is that the loop bandwidth is significantly higher and encompasses that necessary to pass the phase modulation frequency components.

Referring to Fig. 4, a transmitter 310 according to a fourth embodiment of the invention is illustrated. The transmitter 310 includes an amplifier circuit 312. Many of the elements of the transmitter 310 correspond directly to related elements in the transmitter 10 of Fig. 1. For simplicity, these elements utilize like reference numerals. Where the elements are generally similar, they are referenced with reference numerals three hundred higher.

The amplifier circuit 312 differs from the amplifier circuit 12 of Fig. 1 in providing a range of amplitude modulation that is larger than can be supported by just varying supply voltage to the power amplifier 32 alone.

The desired amplitude signal  $A(t)$  from the magnitude function block 22 is applied to a threshold detector 360. The threshold detector 360 determines whether the average of the control signal is greater than or less than a preselect value  $A_T$ . The threshold detector 360 controls operation of a switch 362. The switch 362 determines a level  $A1$  used for controlling the power amplifier 32 and a value  $H1$  for controlling the RF driver stage 30. The value  $H1$  is applied to a voltage controlled regulator 364 to supply the RF driver

stage 30. The value  $A_1$  is used subsequently as the desired amplitude control signal in the amplitude modulation path 318.

The threshold detector 360 and switch 362 are programmed to implement the following logic. For desired amplitudes where the average of  $A(t)$  is greater than  $A_T$  the switch 362 routes the signal  $A(t)$  to  $A_1$  and sets  $H_1$  to a DC level, dependent on the average of  $A(t)$ , such that the signal from the driver stage 30 is just sufficient to drive the power amplifier 32 into saturation at the maximum output power it will be required to deliver. For amplitudes where the average of  $A(t)$  is less than  $A_T$ , the switch 362 routes  $A(t)$  to  $H_1$  using an appropriate scale factor. The value  $A_1$  is set to a DC level, dependent on the average of  $A(t)$ , such that the power amplifier 32 is sufficiently biased to be a linear amplifier for the amplitude modulated signal from the driver stage 30.

Thus, when the average of  $A(t)$  is above the threshold, then the modulation goes to the power amplifier 32 as described above relative to Fig. 1. At the same time, the threshold information is also used to determine the maximum output level from the power amplifier 32 and to set the supply to the driver stage 30 using the voltage controlled regulator 364 such that the power out of the driver 30 is just sufficient to over-drive the power amplifier and not more. As a result, the drive level is reduced as a maximum power out of the power amplifier 32, determined by the peak of  $A(t)$ , is reduced. This happens as the average power level to be delivered from the transmitter 10 is reduced independent of the normal modulation excursions in  $A(t)$ . With lower drive level, when the average power output is reduced, the modulation range of the output power amplifier 32 is increased. This happens because the lower limit on modulation of the power amplifier is set by incidental feed-through of RF signal at the low amplifier supply voltage. With lower drive at these conditions, the modulation will work to a lower level of drain or collector voltage. Only a few discrete drive levels need be established for this.

When the average of  $A(t)$  is below the threshold, then the modulation signal is now routed to the regulator 364 for supply to the drive stage 30 where the modulation now occurs. The control to the power amplifier 32 is now set at an appropriate DC level to allow the power amplifier 32 to act as a linear amplifier. It is set at a minimum, consistent with the average level of output, to reduce power dissipation in the power amplifier 32. As the average power of  $A(t)$  continues down through lower output classes,

the DC level to the power amplifier is also dropped to keep power dissipation to a minimum for all average output levels.

Referring to Fig. 5, a transmitter 410 according to a fifth embodiment of the invention is illustrated. The transmitter 410 includes an amplifier circuit 412. Many of the elements of the transmitter 410 correspond directly to related elements in the transmitter 10 of Fig. 1. For simplicity, these elements utilize like reference numerals. Where the elements are generally similar, they are referenced with reference numerals four hundred higher.

The amplifier circuit 412 includes a phase modulation path 416 modified from the phase modulation path 216 of Fig. 3 to use a two point method of phase modulating the VCO/PLL to extend spectrum capability. An oscillator 428 includes conversion blocks 426 and 470 that receive the desired phase modulation signal. The conversion block 470 scales and formats the phase modulation signal for use in a second modulation path. The first path is that discussed above relative to Fig. 3. The phase modulation due to the first path only appears on the RF signal with spectral components out to the loop bandwidth of the PLL. The second path supplies the same phase modulation, now scaled and formatted by the conversion block 470 into a D/A converter 472 which is input to the VCO 452. As a result, the phase modulation signal is now imparted directly into the VCO tuning port. This permits phase modulation spectrum components in excess of the loop bandwidth to be impressed onto the RF signal.

It is important that the level and phase of the second path match the level and phase of the first path so that the frequency response of the composite paths is flat. The levels and phasing with respect to each other can be readily controlled by the functions implemented in the blocks 14, 20, 426, and 470. The VCO tuning gain in MHz per volt will likely vary over frequency tuning range and temperature and manufacture. It is necessary to have a method to measure this parameter periodically. This is done by the amplifier circuit 412 being programmed to command the channel through the blocks 470 and 472 to go to zero volts. The phase detector 456 is often the kind that is digital with charge pumps. This enables the phase detector 456 to also be a frequency detector function for purposes of the calibration. It may be advantageous to modify the phase detector 456 to more readily extract frequency measurement information, as this is normally not one of

its functions in the usual VCO/PLL configurations. The charge pump in the phase detector is then turned off to the loop filter 458. The frequency is then measured with the phase detector 456. The voltage from the D/A block 472 is then stepped to a known value. The frequency into the phase detector 456 is then measured. The VCO tuning sensitivity is then  
5 computed in MHz per volt. The appropriate scaling factor is then computed for the conversion block 470. Finally, the charge pumps are again turned on in the phase detector 456.

As is apparent, the transmitter 10 of Fig. 1 illustrates a basic transmitter design with separate phase modulation and amplitude modulation using the method for  
10 linearization of the amplitude modulation in accordance with the invention. Figs. 2-5 illustrate alternative transmitter designs using the same basic method for linearization at the amplitude modulation in a transmitter having separate phase modulation.

As will be appreciated by one of ordinary skill in the art, the present invention may be embodied as methods or devices. Accordingly, the present invention may  
15 take the form of an entirely hardware embodiment, an entirely software embodiment, or an embodiment combining hardware and software aspects. The present invention has been described with respect to the block diagram illustrations of Figs. 1-5. It will be understood that many of the blocks can be implemented by computer program instructions. These program instructions, which represent steps, may be provided to a processor to produce a  
20 machine.

Accordingly, blocks of the illustration support combinations of means for performing the specified functions in combinations of steps for performing the specified functions. It will be understood that each block of the illustrations, and combinations of  
25 blocks in the illustrations, can be implemented by special purpose hardware-based systems which perform the specified functions or steps, or combinations of special purpose hardware and computer instructions.

Thus, in accordance with the invention there is provided an amplifier circuit in which distortion in the supply voltage to RF output transfer function of the power amplifier is corrected. This therefore also provides correction in the modulation input to  
30 RF output transfer function.

## CLAIMS

## WE CLAIM:

1. An RF amplifier comprising:  
an oscillator developing an RF input signal to be transmitted;  
5 a power amplifier receiving the RF input signal and amplifying the RF input signal to develop an RF output signal;  
an amplifier control operatively associated with the oscillator and the power amplifier, the amplifier control including means for developing a control signal representing a desired amplitude of the RF output signal, memory means for storing correction information correlating actual amplitude of the RF output signal relative to the control signal and control  
10 means for varying the power amplifier circuit supply voltage using the control signal modified responsive to the correction information for the desired amplitude.
2. The RF amplifier circuit of claim 1 wherein the oscillator develops a phase modulated RF input signal.
- 15 3. The RF amplifier circuit of claim 1 wherein the amplifier control comprises a processor.
4. The RF amplifier circuit of claim 1 wherein the memory means stores an inverse of a transfer curve of the power amplifier RF output signal relative to the control signal.
- 20 5. The RF amplifier circuit of claim 1 further comprising means coupled to the amplifier control for monitoring amplitude of the RF output signal.
6. The RF amplifier circuit of claim 5 wherein the amplifier control periodically updates the correction information using the monitored RF output signal amplitude and the desired amplitude.
- 25 7. The RF amplifier circuit of claim 1 wherein the control means comprises

a switching regulator developing the power amplifier circuit supply voltage.

8. The RF amplifier circuit of claim 1 wherein the control means comprises a class D amplifier stage developing the power amplifier supply voltage.

9. The RF amplifier circuit of claim 1 wherein the control means comprises  
5 a programmed processor controlling the oscillator.

10. The RF amplifier circuit of claim 9 wherein the oscillator comprises a high speed phase locked loop (PLL).

11. The RF amplifier circuit of claim 10 wherein the PLL includes a voltage-  
10 controlled oscillator (VCO) and a divider in a control loop for the VCO controls the divider integer.

12. The RF amplifier circuit of claim 11 wherein the memory means stores a correction table correlating AM to PM conversion to the control signal and the processor  
15 sends a predistorted phase control signal to the PLL.

13. The RF amplifier circuit of claim 11 wherein the processor controls the VCO.

14. The RF amplifier circuit of claim 9 wherein the oscillator comprises a phase modulated voltage-controlled oscillator.

20 15. The method of linearizing amplitude modulation in a power amplifier of an amplifier comprising the steps of:

developing an RF input signal to be transmitted;

a power amplifier receiving the RF input signal and amplifying the RF input signal to develop an RF output signal;

25 storing correction information correlating amplitude of the RF output signal relative to a power amplifier supply voltage control signal; and

varying the power amplifier supply voltage using the control signal modified by the correction information to linearize amplitude modulation in the power amplifier.

16. The method of claim 15 wherein the developing step comprises developing a phase modulated RF input signal.

5 17. The method of claim 15 wherein the storing step comprises storing an inverse of a transfer curve of the power amplifier RF output signal relative to the control signal.

18. The method of claim 15 further comprising the step of monitoring amplitude of the RF output signal.

10 19. The method of claim 18 further comprising the step of periodically updating the correction information using the monitored RF output signal amplitude and the control signal.

20. The method of claim 15 wherein the varying step comprises developing a control signal to a switching regulator developing the power amplifier circuit supply voltage.

15 21. The method of claim 15 wherein the varying step comprises developing a control signal to a class D amplifier stage developing the power amplifier circuit supply voltage.

22. The method of claim 16 wherein the developing step comprises operating a programmed processor to control an oscillator.

20 23. The method of claim 22 wherein the oscillator comprises a high speed phase locked loop (PLL).

24. The method of claim 23 wherein the PLL includes a voltage-controlled


oscillator (VCO) and a divider in a control loop for the VCO and the operating step comprises controlling the divider integer.

25. The method of claim 24 further comprising coupling the power amplifier output to the divider to compensate for phase distortion.

5           26. The method of claim 24 wherein the storing step comprises storing a correction table correlating AM to PM conversion to the power amplifier supply voltage control signal and the processor sends a predistorted phase control signal to the PLL.

27. The method of claim 24 further comprising the step of operating the processor to control the VCO.









FIG. 2







FIG. 4



Internal Application No  
PCT/US 99/26109

**According to International Patent Classification (IPC) or to both national classification and IPC**

Minimum documentation searched (classification system followed by classification symbols)  
IPC 7 H03F

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X Y	US 5 650 758 A (XU XIANGQING ET AL) 22 July 1997 (1997-07-22) the whole document	1-9, 15-23 9-14, 23-27
X	US 5 093 637 A (ISOTA YOJI ET AL) 3 March 1992 (1992-03-03) the whole document	1, 15
X	US 5 598 436 A (BRAJAL AMERICO ET AL) 28 January 1997 (1997-01-28) the whole document	1, 15
Y	EP 0 360 178 A (HUGHES NETWORK SYSTEMS) 28 March 1990 (1990-03-28) the whole document	9-14, 23-27
	-- -/--	

☒ Patent family members are listed in annex.

- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier document but published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

**"&" document member of the same patent family**

**3 March 2000**

**13/03/2000**

**Authorized officer**

Segaert, P

# INTERNATIONAL SEARCH REPORT

International Application No.

PCT/US 99/26109

## C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	EP 0 658 975 A (ALCATEL ITALIA) 21 June 1995 (1995-06-21)	
A	EP 0 731 556 A (NIPPON ELECTRIC CO) 11 September 1996 (1996-09-11)	
A	DE 196 31 388 A (FRAUNHOFER GES FORSCHUNG) 2 January 1998 (1998-01-02)	

# INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/US 99/26109

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 5650758 A	22-07-1997	NONE	
US 5093637 A	03-03-1992	JP 2038800 C JP 3198555 A JP 7071118 B CA 2033301 A CA 2033301 C GB 2239770 A,B	28-03-1996 29-08-1991 31-07-1995 28-06-1991 07-06-1994 10-07-1991
US 5598436 A	28-01-1997	FR 2707127 A EP 0632624 A JP 7058797 A	06-01-1995 04-01-1995 03-03-1995
EP 0360178 A	28-03-1990	US 4972440 A AU 608177 B AU 4163389 A CA 1320604 A DE 68919611 D DE 68919611 T ES 2064407 T JP 1963891 C JP 2180453 A JP 6093705 B	20-11-1990 21-03-1991 29-03-1990 20-07-1993 12-01-1995 13-07-1995 01-02-1995 25-08-1995 13-07-1990 16-11-1994
EP 0658975 A	21-06-1995	IT 1265271 B CA 2137994 A JP 8051320 A US 5524286 A	31-10-1996 15-06-1995 20-02-1996 04-06-1996
EP 0731556 A	11-09-1996	JP 2967699 B JP 8242263 A US 5699383 A	25-10-1999 17-09-1996 16-12-1997
DE 19631388 A	02-01-1998	AU 3339397 A CA 2258604 A DE 59700314 D WO 9749174 A EP 0885482 A NO 985983 A	07-01-1998 24-12-1997 09-09-1999 24-12-1997 23-12-1998 18-12-1998